Boolean Satisfiability (SAT) 
Introduction
Recent years have seen a tremendous growth in the number of R&D groups at Electronic Design Automation (EDA) companies, universities and research laboratories, that have started using Boolean Satisfiability (SAT) models and algorithms for solving different problems in EDA. Despite SAT being an NP-complete decision problem, SAT algorithms have seen dramatic improvements in recent years, allowing larger problem instances to be solved in different application domains [4, 24, 27, 42] . Moreover, dedicated SAT algorithms that target solving instances from EDA problems have been proposed [26, 37] . These algorithms exploit the specific structure of most instances from EDA problems and incorporate techniques for solving SAT problems in digital circuits. It is reasonable to expect further improvements to SAT algorithms as more attention is focused on the practical application of SAT to real design problems in EDA.
The main purpose of this paper is to review existing applications of SAT to EDA, and to survey modern SAT algorithms, emphasizing solutions that have been shown effective for EDA applications.
The paper is organized as follows. Section 2 introduces the definitions used throughout the paper, emphasizing Conjunctive Normal Form (CNF) formulas and the representation of circuits in CNF. Afterwards, we review algorithms for Boolean Satisfiability, giving emphasis to the algorithms that are recognizably more suitable for EDA applications, and address the extension of the wellknown recursive learning paradigm to CNF formulas. Section 5 addresses specific solutions for solving SAT in combinational circuits. Section 6 reviews recent work that has shown promise for solving SAT in EDA applications. Section 7 concludes the paper.
Definitions
A conjunctive normal form (CNF) formula on n binary variables is the conjunction of m clauses each of which is the disjunction of one or more literals, where a literal is the occurrence of a variable or its complement . A formula denotes a unique nvariable Boolean function and each of its clauses corresponds to an implicate of f. Clearly, a function f can be represented by many equivalent CNF formulas. The satisfiability problem (SAT) is concerned with finding an assignment to the arguments of that makes the function equal to 1 or proving that the function is equal to the constant 0.
The CNF formula of a combinational circuit is the conjunction of the CNF formulas for each gate output, where the CNF formula of each gate denotes the valid input-output assignments to the gate. An example of a circuit, associated CNF formula and the specification of an objective is shown in Figure 1 . (The derivation of the CNF formulas for simple gates is shown in Table 1 [20] .) If we
a CNF formula for a gate as a set of clauses, the CNF formula ϕ for the circuit is defined by the set union (or conjunction) of the CNF formulas of each gate. Hence, given a combinational circuit it is straightforward to create the CNF formula for the circuit as well as the CNF for proving a given property of the circuit. SAT algorithms operate on CNF formulas, and consequently can readily be applied to solving instances of SAT associated with combinational circuits.
SAT Applications in EDA
This section briefly surveys the application of SAT models to EDA applications. (See [31] for a more detailed account of some of the earlier applications.) One of the most well-know applications is Automatic Test Pattern Generation (ATPG) [20, 25, 38] . Other applications in 
testing include delay fault testing [7] and redundancy identification and elimination [17] .
Besides testing, SAT models have been used in circuit delay computation [28, 36] , FPGA routing [29, 30] , logic synthesis [12] and, recently, in crosstalk noise analysis [8] . SAT models have also been used for functional vector generation [13] .
With respect to circuit verification, SAT models have found several applications. Combinational equivalence checking can easily be cast as an instance of SAT, and different approaches have been proposed [16, 19, 26] . Additional work has included processor verification [6] and bounded model checking [5] .
SAT can also be used for solving linear integer optimization problems [3] , with immediate potential applications in solving covering problems [9] , in computing prime implicants of Boolean functions [22] and in physical design problems [35] . An example of a SAT-based covering algorithm is described in [23] .
Algorithms for Satisfiability
Over the years several approaches have been proposed for solving SAT, including local search [32] , backtrack search [11] , continuous formulations [33] and algebraic manipulation [15, 34] . Of these, only backtrack search has proven useful for solving instances of SAT from EDA applications, in particular for applications where the objective is to prove unsatisfiability. In this section we review modern backtrack search algorithms for SAT and describe recent extensions of the recursive learning paradigm [19] to solving SAT.
Backtrack Search
The overall organization of a generic backtrack search SAT algorithm is shown in Figure 2 . This generic SAT algorithm captures the organization of several of the most competitive algorithms [4, 27, 42] . The algorithm con- ducts a search through the space of the possible assignments to the problem instance variables. At each stage of the search, a variable assignment is selected with the Decide() function. A decision level d is associated with each selection of an assignment. Implied necessary assignments are identified with the Deduce() function, which in most cases corresponds to straightforward derivation of implications [10, 41] . Whenever a clause becomes unsatisfied the Deduce() function returns a conflict indication which is then analyzed using the Diagnose() function. The diagnosis of a given conflict returns a backtracking decision level , which denotes the decision level to which the search process is required to backtrack to. The Erase() function clears implied assignments that result from each assignment selection. Different organizations of SAT algorithms can be modeled by this generic algorithm. Currently, all of the most efficient SAT algorithms [4, 27, 42] [27] denote assignments to variables which are necessary for preventing a given conflict from occurring again during the search. Before running the SAT algorithm, different forms of preprocessing can be applied [27] . This in general is denoted by a Preprocess() function.
The techniques that characterize modern backtrack search SAT algorithms are based on the ability to analyze the causes of conflicts during the search and deriving explanations for those conflicts. For example, let us consider the example circuit of Figure 3 , where and , and is assigned value 1. Clearly, this assignment yields a conflict, since and are both assigned value 0, and these assignments are inconsistent with the assignment of node . This conflict will hold as long as the assignments , and hold. Hence, in order to prevent this conflict at least one of the assignments must be complemented. As a result, the clause can be derived.
Recursive Learning
Recursive learning has been extensively used in EDA [19] . Moreover, in [26] the recursive learning paradigm has been extended to CNF formulas. Next, we briefly describe how this can be done in practice.
For any clause ω in a CNF formula ϕ to be satisfied, at least one of its yet unassigned literals must be assigned value 1. Recursive learning on CNF formulas consists of studying the different ways of satisfying a given selected clause and identifying common assignments, which are then deemed necessary for the clause to become satisfied and consequently for the instance of SAT to be satisfiable. Clearly, and because conflict diagnosis can also be implemented, each identified assignment needs to be adequately explained. Consequently, with each identified assignment a clause that describes why the assignment is necessary is created. Let us consider the example CNF formula of Figure 4 . In order to satisfy clause ω 3 , either or . Considering each assignment separately leads to the implied assignment ; for due to and for due to . Hence, the assignment is necessary if the CNF formula is to be satisfied. One sufficient explanation for this implied assignment is given by the logical implication , which can be represented in clausal form as . Consequently, this clause represents a new implicate of the Boolean function associated with the CNF formula and so it can be added to the CNF formula. This new clause also implies the assignment as long as and , as intended. As with recursive learning for combinational circuits, recursive learning for CNF formulas can be generalized to any recursion depth. The proposed recursive learning algorithm is further detailed in [26] .
Observe that our proposed recursive learning procedure derives and records implicates of the function associated with the CNF formula. Clearly, these implicates prevent repeated derivation of the same assignments during the subsequent search. In contrast, the recursive learning procedure developed for combinational circuits [19] only records necessary assignments. Hence, when used as part of a search algorithm, the original recursive learning 
procedure might eventually re-derive some of the already derived necessary assignments.
Solving SAT on Combinational Circuits
It is generally accepted that the utilization of CNF models and SAT algorithms has important advantages: 1. Existing, and extensively validated SAT algorithms, can be used instead of dedicated algorithms. 2. New improvements and new SAT algorithms can be easily applied to each target application. In contrast, the utilization of CNF formulas and associated SAT algorithms is also characterized by several drawbacks: 1. As observed in [39] , the structural information of the circuit, often of crucial importance, is lost. 2. In many EDA problems, a large number of instances of SAT has to be solved for each circuit. Hence, mapping a given problem description into SAT can represent a significant percentage of the overall running time [25] . 3. Computed input patterns are in general overspecified.
Overspecification can be a serious drawback in different applications, including circuit testing and binate constraint solving.
With the purpose of addressing these problems, in [39, 40] a new dynamic data structure, i.e. an extended implication graph, is proposed for solving instances of SAT in combinational circuits. Despite the promising results of [39, 40] , utilizing a new data structure requires dedicated algorithms. Hence new search pruning techniques, developed for example in the context of SAT algorithms, will have to be adapted to the circuit graph data structure.
In this section we illustrate how to utilize structural information in SAT algorithms [37] . To a generic SAT algorithm we add a layer that maintains circuit-related information, e.g. fanin/fanout information as well as value justification relations. The proposed approach allows using any SAT algorithm to which this layer can be added. The main advantages of the proposed approach is that some of the previously mentioned drawbacks, i.e. inaccessibility to structural information and overspecification of input patterns, are eliminated. The main contribution over the work of [39] is that data structures used for SAT need not be modified, and so existing algorithmic solutions for SAT can naturally be augmented with the proposed layer for handling structural information. Moreover, the approach proposed in this paper is significantly simpler than the one in [39] , since only minor modifications to SAT algorithms are required.
Let denote a property of a combinational circuit C which is to be satisfied to an objective value o. This satisfiability problem is denoted by and can be mapped into an instance of SAT, . The following information is associated with each variable x of ϕ, that also represents a
denotes the fanin nodes of x. 2.
denotes the set of fanout nodes of x. 3.
denotes the threshold value on the number of suitable assigned inputs (of x) that are necessary for justifying value v on node x. 4.
denotes the actual counter of assigned inputs (of x) that are involved in justifying the value v on node x.
Note that the value assigned to each variable x is denoted by . Moreover, observe that each circuit node x, with assigned value v, becomes justified whenever . Table 2 contains a few examples of threshold values on the number of assigned inputs required for justifying a given node. For example, for an AND gate at least one input assigned value 0 justifies the assignment of value 0 to x, whereas for value 1 all inputs must be assigned value 1. Hence, and . As another example, observe that for an XOR gate justification of any assigned value requires assignments to all gate inputs; hence . For other simple gates this information can also be easily derived, and in all cases we have . For any simple gate with output x, we can associate with each fanin node w the counters that must be updated as the result of assigning a value v to w. For example, for an AND gate an assignment of 0 to a fanin node w increments by 1, and an assignment of 1 to fanin node w increments by 1. These relations are illustrated in Table 3 for a few example gates. Note that for the XOR gates, both counters are updated when an input node becomes assigned.
As with standard search algorithms in combinational circuits [1] , a justification frontier is maintained, which denotes the sets of variables/nodes that require justification. Observe that the condition that indicates the need for node justification is , where 
Given the previous definitions, a SAT algorithm can be adapted so that the information regarding justification can be properly maintained. Moreover, the fanin information can be used for implementing structure-based heuristic decision making procedures, e.g. simple or multiple backtracing [1] . With respect to the algorithm of Figure 2 , functions Deduce() and Diagnose() have to invoke dedicated procedures for updating node justification information. Additionally, the Decide() function now tests for satisfiability by checking for an empty justification frontier instead of checking whether all clauses are satisfied. These are the only required modifications to the general SAT algorithm. In addition, the Decide() function can optionally be modified to perform backtracing given the fanin information associated with each variable.
We should note that the data structures described above operate in much the same way as justification works in combinational circuits [1] . The main difference is that in our approach justification and value consistency are formally dissociated; value consistency is handled by the SAT algorithm and justification by the new added layer.
Moreover, we should observe that by taking into account the circuit structure information, the recursive learning procedure described in Section 4.2 can be made simpler, since only clause justifications of nodes in the fanin of a given unjustified node need to be considered.
Recent Work
Recent research work on SAT algorithms has included equivalency reasoning [21] and randomization with restarts [14] . Both approaches show great promise for EDA applications.
Equivalency reasoning targets the simplification of CNF formulas, either before or during the search, its main objective being the identification of equivalency clauses , that indicate that x and y must always be assigned the same value. Hence, variable y can be replaced by variable x, and one variable is eliminated.
Randomization [21] can be viewed as the process of introducing a certain degree of uncertainty in selecting branching variables and values during the search. The addition of randomization allows for repeatedly restarting the search each time a given limit number of decisions is reached. Restarts with randomization allow searching different regions of the search space and have been shown to yield dramatic improvements on satisfiable instances.
With respect to SAT algorithms for EDA applications, recent work has also attempted to exploit the fact that in many applications SAT solvers tend to be used iteratively and/or incrementally. Specific techniques for the iterative use of SAT algorithms [25] or the incremental formulation of problem instances [18] have been proposed.
Finally, the interest of the EDA community in solving
SAT has led to the proposal of dedicated reconfigurable hardware architectures [2, 43] that, despite being significantly less sophisticated than software algorithms, can achieve significant speedups for specific classes of instances.
Conclusions
This paper surveys applications of SAT models to EDA applications, and briefly describes the core techniques that characterize modern SAT solvers, capable of solving large and hard instances of SAT. In addition, the paper describes different recently proposed techniques, that show promise for EDA applications. Among these, we address the extension of recursive learning to CNF formulas, adapting SAT solvers to combinational circuits, equivalency reasoning and randomization.
Despite the large number of practical EDA applications that can be mapped into SAT instances, and despite the improvements in the effectiveness of SAT algorithms, SAT is an NP-complete problem. Most (if not all) SAT solvers are still unable to solve many practical problem instances, many of these from EDA applications. The recent increase in the number of EDA applications utilizing SAT models further motivates a continuing effort towards improving SAT algorithms.
